## IN THE ABSTRACT:

Please amend the Abstract originally appearing on page 25 of the application as follows:

## ABSTRACT OF THE DISCLOSURE

A test vector decode circuit includes a lockout circuit to prevent inadvertent latching of output vectors. This The test vector decode circuit is driven by an additional output vector from the test vector decode circuit. The additional output vector, as well as the other output vectors, undergo at least one latching. The signal transmitted by the additional output vector as a result of the final latching activates the lockout circuit. The test vector decode circuit also receives a supervoltage signal. Only by turning off the supervoltage signal can all of the output test vectors be reset, including the additional output vector.